PORTLAND, Ore.—Vector processing accelerates tasks even more than multiple-cores, that is if the same instructions are being executed on multiple parallel data streams—called ...
The company appears well positioned to challenge CPU incumbents with high performance RISC-V CPUs and Vector Extensions to the open ISA architecture. The RISC-V CPU Instruction Set Architecture (ISA) ...
SANTA CLARA, Calif.--(BUSINESS WIRE)--Further expanding SiFive’s lead in RISC-V AI IP, the company today launched its 2nd Generation Intelligence™ family, featuring five new RISC-V-based products ...
The crux of most supercomputers is the ability to operate on many pieces of data at once — something video cards are good at, too. Enter T1 (short for Torrent-1), a RISC-V vector inspired by the Cray ...
A search is underway across the industry to find the best way to speed up machine learning applications, and optimizing hardware for vector instructions is gaining traction as a key element in that ...
The ARM9-based LTC3180 combines 208-MHz, 228-MIPS performance with fine-tuned power control. Rule number one for designers of portables: Optimize the power usage in embedded applications for long ...
Since its proposal back in 1991 by Joe Mitola in a landmark paper on thesubject, the notion of Software Defined Radio (SDR) has captured theimagination of wireless design engineers in both government ...
The V4G4b Computing Node, a Quad PowerPC VME board, uses Motorola's PowerPC 7410 chip with an AltiVec vector processing unit. This combination expands the capabilities of the PowerPC microprocessors ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results